openrisc
Here are 25 public repositories matching this topic...
As in spec,
EEAR register should save the instruction fetch VA when illegal instruction exception.
We should change code in mor1kx_ctrl_cappuccino.v as follow.
always @(posedge clk `OR_ASYNC_RST)
if (rst)
spr_eear <= {OPTION_OPERAND_WIDTH{1'b0}};
else if (/*padv_ctrl & exception*/ exception_re)
begin
if (except_ibus_err_i | except_itlb_miss_iThe NoC primitives are missing cocotb tests. Old code by @wallento is available at imphil/optimsoc@32162b1 and can potentially be used as starting point.
Description
Currently, we are using a hardcoded performance counter to run kstats(). We should be more flexible than this and use a macro-defined counter instead.
-
Updated
Aug 5, 2019 - C++
-
Updated
Jun 23, 2020 - C
-
Updated
Jun 20, 2020 - SystemVerilog
-
Updated
Nov 13, 2019 - C++
Description
Currently, to signal errors, some functions return a negative error code and others return -1 and set the errno variable to indicate the error.
We should rely on one and only one approach to signal the errors, otherwise caos will follow.
Therefore, we should gradually fix the code to signal errors through the errno variable, since it is the standard for Unix systems.
Improve this page
Add a description, image, and links to the openrisc topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the openrisc topic, visit your repo's landing page and select "manage topics."
I mean, visually, something like this, but much smaller:
And if you have an extra time :) also that: