SI-RISCV / e200_opensource

Watch 183
Star 1.3k
Fork 591

Code
Issues 23
Pull requests 5
Actions
Projects 0
Security
Insights

Code Issues 23 Pull requests 5 Projects 0 Actions Security Pulse

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Pick a username

Email Address

Password

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

23 Open 14 Closed

Author

Filter by author

Label

Filter by label

Use alt + click/return to exclude labels.

Projects

Filter by project

Milestones

Filter by milestone

Assignee

Filter by who’s assigned

Sort

Sort by

Newest Oldest Most commented Least commented Recently updated Least recently updated

Most reactions

Is the source code of E205fd available? where can i find it

#42 opened Jan 9, 2020 by lactusec

MCU应用程序存储位置疑问

#39 opened Dec 12, 2019 by shenfanML

icb接口模板

#38 opened Dec 1, 2019 by Shell-picking

Testbench error

#37 opened Nov 26, 2019 by xiaoliyang1

failed in riscv-tools/riscv-tests/isa/generated/rv32ui-p-addi testcase

#36 opened Nov 12, 2019 by jackfan00

此系列处理器是存储器映射I/O，还是端口映射I/O?

#35 opened Oct 31, 2019 by lactusec

源码问题（gpio模块）

#32 opened Oct 4, 2019 by Shell-picking

使用 axi_ready 作为 axi_valid 的生成条件

#31 opened Sep 24, 2019 by ljgibbslf

make upload以及程序下载问题

#26 opened Jun 7, 2019 by clx7913

Can I use prebuilt_tool to compiler the code for e203 on broad?

#25 opened Jun 1, 2019 by listen1116

环境设置

#24 opened May 9, 2019 by wangjiayu0116

如何通过设置plic把电平中断变为脉冲中断。

#22 opened Apr 2, 2019 by 245950258

RAS（return address stack）

#21 opened Mar 21, 2019 by AlexChenzixuan

一次硬件中断被响应多次

#19 opened Jan 24, 2019 by rsthnn

can e200 Can E200 SoC be implemented on zcu102 or 104

#18 opened Dec 19, 2018 by tangchuanchuan

A failure when running Verilog simulate testbench

#17 opened Dec 10, 2018 by JianNingZhang

olimex的连线和 udev设备识别

#16 opened Nov 24, 2018 by zhangshuai-neu

English language documantation ?

#11 opened Oct 4, 2018 by luudee

DTM NOP overwrites a word in Debug RAM

#10 opened Sep 22, 2018 by brabect1

compare with SiFive-E21

#9 opened Sep 7, 2018 by zhouqinghua

Missing some reference in the design

#6 opened May 17, 2018 by TonyWu78

The module Description of e203_lsu.v is same as e203_lsu_ctrl.v

#5 opened Apr 9, 2018 by lyxnevermore

submodule request

#4 opened Mar 24, 2018 by sequencer

ProTip! Type g i on any issue or pull request to go back to the issue listing page.