Skip to content

/ EE2020

EE2020 AY16/17 Design Project: FPGA-based Digital Signal Generator

GPL-3.0 License
2 stars 0 forks
Star
Watch
master
1 branch 0 tags
Go to file
Code
Clone

Use Git or checkout with SVN using the web URL.

Latest commit

 

Git stats

Files

Permalink
Failed to load latest commit information.
Type
Name
Latest commit message
Commit time
ee2020.cache
 
 
ee2020.hw
 
 
ee2020.ip_user_files
 
 
ee2020.runs
 
 
ee2020.sim
 
 
ee2020.srcs
 
 
.gitattributes
 
 
LICENSE
 
 
README.md
 
 
Table.xls
 
 
Table1.xls
 
 
better_tri_sim_behav.wcfg
 
 
ee2020.xpr
 
 
sine_sim_behav.wcfg
 
 
sine_sim_behav1.wcfg
 
 
siner_behav.wcfg
 
 
square_sim_behav.wcfg
 
 
tri_duty_sim_behav.wcfg
 
 
tri_duty_sim_behav1.wcfg
 
 
uart_rx_sim_behav.wcfg
 
 
vivado.jou
 
 
vivado.log
 
 

README.md

EE2020 AY16/17 FPGA Design Project

Digital Signal Generator for the Basys 3 board

List of features:

  • Independent, dual channel operation
  • Built-in waveforms
    • Sine
    • Square
    • Triangle
  • Arbitrary Waveform Generator
    • Receives waveform data from any external device with a UART
  • Control over frequency amplitude, offset and duty cycle
  • Basic controls on the Basys 3 board
  • Advanced controls with a GUI and a mouse

About

EE2020 AY16/17 Design Project: FPGA-based Digital Signal Generator

Topics

fpga verilog basys xil xilinx nus ee2020

Resources

Readme

License

GPL-3.0 License

Releases

No releases published

Packages

No packages published

Languages

You can’t perform that action at this time.