Skip to content

/ pcbdl

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

20 Open 5 Closed
20 Open 5 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels.
Projects
Filter by project
Milestones
Filter by milestone
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀
Use of LED leads to for-pcbdl netlistsvg crash svg
#27 opened Sep 4, 2020 by amstan
saved_net = Net() ^ R() ^ Net() on one line feature request help wanted
#25 opened Apr 23, 2020 by amstan
2
Write tests for RefdesRememberer good first issue test
#21 opened Apr 12, 2020 by amstan
^ Carrot/series operator tests good first issue test
#20 opened Mar 25, 2020 by amstan
2
Part.refdes should have a setter with more checks
#19 opened Mar 7, 2020 by amstan
Wire Bundles/Ports feature request jim
#18 opened Jun 6, 2019 by amstan
Reorganize modules
#17 opened May 29, 2019 by amstan 1 of 4
Multiple GND symbols feature request svg
#16 opened Apr 16, 2019 by kiavash-at-work
2
Better part fields framework feature request
#14 opened Apr 16, 2019 by amstan
1
Have a version for design files feature request
#13 opened Apr 16, 2019 by kiavash-at-work
Eagle input module feature request io
#12 opened Apr 15, 2019 by kiavash-at-work
1
Net names + airwires feature request jim svg
#11 opened Apr 13, 2019 by amstan
4
Larry VCCs bug duplicate help wanted svg
#10 opened Apr 13, 2019 by amstan
Not populated in SVG bug feature request svg
#9 opened Apr 13, 2019 by amstan
BOM feature request io
#8 opened Apr 13, 2019 by amstan
ERC feature request
#7 opened Apr 13, 2019 by amstan
Kicad input module feature request io
#6 opened Apr 13, 2019 by amstan
1
Kicad netlist output module feature request io
#5 opened Apr 13, 2019 by amstan
1
Improve Consistent/Deterministic refdeses feature request help wanted
#4 opened Apr 13, 2019 by amstan
3
Add tests for connection lines starting from pins test
#3 opened Apr 13, 2019 by amstan
1
ProTip! Add no:assignee to see everything that’s not assigned.
You can’t perform that action at this time.