#
softcore
Here are 10 public repositories matching this topic...
Open
Create wiki
11
80186 compatible SystemVerilog CPU core and FPGA reference design
-
Updated
Jun 25, 2020 - C++
Soft-core uController POC using the risc16f84 pic clone and sdcc c-compiler
-
Updated
Mar 22, 2018 - Verilog
Trying to implement a soft core SoC
-
Updated
Apr 6, 2019 - Verilog
-
Updated
Jul 11, 2018 - VHDL
Improve this page
Add a description, image, and links to the softcore topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the softcore topic, visit your repo's landing page and select "manage topics."
This is the first RISCV core I've been able to get up and running without breaking my head. Much appreciation for the SpinalHDL team for the making this work with Qsys and Avalon. :) (Although SpinalHDL itself puzzling still.)
Where should notes and documentation go? (Is there a wiki?) There's a lot of little things I had to figure out. It would be nice to make it easy to post the notes. One ex