#
sdram
Here are 15 public repositories matching this topic...
Generic FPGA SDRAM controller, originally made for AS4C4M16SA
-
Updated
Jun 28, 2020 - Verilog
A sample design of Nios with on-board SDRAM for CYC1000 (a low cost Cyclone10 FPGA board)
-
Updated
Sep 19, 2018 - Verilog
Mitigating Single-Event Upsets in COTS SDRAM using an EDAC SDRAM Controller
-
Updated
Oct 30, 2017 - Verilog
-
Updated
Aug 9, 2018 - Verilog
Verilog 拥有极简用户接口的 SDR SDRAM 控制器
-
Updated
Jul 30, 2019 - SystemVerilog
An initial project for STM32F429ZI (aka STM32F429I-Disco1). It uses LL but no HAL.
macos
stm32
vscode
openocd
fmc
stm32f429l-disc1
sdram
stm32f429zi
no-hal
ll-drivers
cortex-debud
arm-bit-band
-
Updated
Mar 5, 2020 - C
(LGPL) Demonstration of how to use a memory-mapped SDRAM through the Flexible Memory Controller
-
Updated
Jul 30, 2017 - C
Simple SDRAM Controller for DE10-Lite.
-
Updated
Jan 20, 2019 - Verilog
Improve this page
Add a description, image, and links to the sdram topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the sdram topic, visit your repo's landing page and select "manage topics."