Skip to content

Organizations

@antmicro @SymbiFlow @chipsalliance

Popular repositories

  1. Forked from Xilinx/linux-xlnx

    The official Linux kernel from Xilinx

    C 1 1

  2. Forked from analogdevicesinc/linux

    Mirror of Linus Torvald's Kernel Tree

    C 3

  3. Forked from verilog-to-routing/vtr-verilog-to-routing

    Verilog to Routing -- Open Source CAD Flow for FPGA Research

    C

  4. Forked from hamsternz/DisplayPort_Verilog

    A Verilog implementation of DisplayPort protocol for FPGAs

    Verilog

631 contributions in the last year

Jul Aug Sep Oct Nov Dec Jan Feb Mar Apr May Jun Mon Wed Fri

Contribution activity

July 2020

Created a pull request in YosysHQ/yosys that received 1 comment

Add loop iterator declaration in the loop definition

This PR adds possibility to declare loop iterator as a part of the loop declaration (including genvar declaration) e.g: for(genvar k=... for(int k=…

+134 −0 1 comment

Seeing something unexpected? Take a look at the GitHub profile guide.

You can’t perform that action at this time.