Skip to content
  • Gisselquist Technology, LLC

Pinned

  1. A small, light weight, RISC CPU soft core

    Verilog 555 65

  2. A utility for Composing FPGA designs from Peripherals

    C++ 93 5

  3. A configurable C++ generator of pipelined Verilog FFT cores

    C++ 100 14

  4. Bus bridges and other odds and ends

    Verilog 114 14

  5. An Open Source configuration of the Arty platform

    Verilog 77 14

  6. A simple, basic, formally verified UART controller

    Verilog 105 23

598 contributions in the last year

Jul Aug Sep Oct Nov Dec Jan Feb Mar Apr May Jun Mon Wed Fri

Contribution activity

July 2020

Seeing something unexpected? Take a look at the GitHub profile guide.

You can’t perform that action at this time.