Highlights
- Arctic Code Vault Contributor
Pinned
531 contributions in the last year
Less
More
Activity overview
Contributed to
carlosedp/dotfiles,
carlosedp/cluster-monitoring,
carlosedp/lbconfig-operator
and 5 other
repositories
Contribution activity
February 2021
Created 10 commits in 5 repositories
Created 1 repository
- carlosedp/fusesoc-generators Python
Created a pull request in antonblanchard/chiselwatt that received 1 comment
Add support for Microsemi Polarfire FPGA
This PR adds support for Polarfire FPGA from Microchip/Microsemi. The support has also been added to Fusesoc .core file to use the soon-to-be merge…
+142
−34
•
1
comment
Opened 1 other pull request in 1 repository
fusesoc/fusesoc-generators
1
open
Created an issue in chipsalliance/chisel3 that received 4 comments
Dual-port RAM is not synthesized correctly while Single-port does
If I add a second set of ports to a BRAM module, the synthesized verilog does not infer as BRAM (in Yosys for example). Single port: class SinglePo…
4
comments
Opened 2 other issues in 2 repositories
micropython/micropython
1
open
k3s-io/k3s
1
closed
5
contributions
in private repositories
Feb 3