haskell asic fpga vhdl verilog systemverilog hardware-description-language

audio video fpga intel xilinx vivado altera hdmi systemverilog dvi quartus hdlmake

cpu fpga mips xilinx fpga-soc-linux systemverilog fpga-soc

formatter linter syntax-tree lexer yacc systemverilog

fpga x86 systemverilog softcore 80186

fpga simulation vhdl eda verilog xilinx synthesis vivado altera systemverilog icestorm lattice icarus-verilog modelsim ghdl yosys verilator riviera-pro fossi spyglass

asic fpga hardware rtl systemverilog axi network-on-chip axi4 axi4-lite

cmake asic fpga cpp verification rtl verilog xilinx vivado systemverilog systemc unit-tests hdl modelsim uvm verilator quartus testing-rtl

rust parser verilog systemverilog rust-crate

asic fpga eda systemverilog uvm registers systemrdl jspec register-descriptions systemrdl-compiler

parse compiler slang verilog language-service systemverilog

conversion verilog systemverilog yosys

emacs-lisp verilog systemverilog verilog-mode

magic asic rtl verilog systemverilog vlsi foundry fault yosys klayout netgen system-on-chip openroad asic-design openram skywater 130nm soc-design rtl2gds qflow

ctags vscode verilog vivado systemverilog modelsim verilog-hdl iverilog verilator language-server-client

python vim language-server vhdl issue-tracker standalone verilog xilinx syntax-checker systemverilog trademarks hdl modelsim questasim ghdl xilinx-vivado lsp-server coc-nvim vim-ale vivado-simulator mentor-msim hdl-checker emacs-lsp

python rtl verilog ieee systemverilog hdl open-source-hardware pymtl hardware-generation open-source-eda multi-level-modeling cycle-level-modeling

lint rust linter verilog systemverilog

rtl verilog systemverilog hdl compliance-testing symbiflow

parser linter preprocessor antlr verilog python-api systemverilog uvm vpi antlr4-grammar parser-ast vpi-api vpi-standard

rust language-server verilog systemverilog

cpu fpga riscv rtl verilog systemverilog soc risc-v rv32i softcore

productivity pathogen vhdl vim-plugins verilog xilinx syntastic syntax-checker altera systemverilog trademarks vundle modelsim hdlcc-issue-tracker vimhdl-issue-tracker vim-hdl registered-trademarks

cpu fpga mips xilinx systemverilog fpga-soc

asic fpga rtl verilog csr systemverilog soc uvm ral axi amba apb register-descriptions uvm-ral-model wiki-documents

fpga bitcoin mining verilog sha256 systemverilog icarus-verilog

vip systemverilog uvm axi amba axi4 amba-axi

verilog model-checking satisfiability-modulo-theories formal-methods systemverilog formal-verification hardware-verification

vhdl verilog systemverilog

coding-standards coding-style verilog systemverilog