simulator compiler hardware llvm vhdl gcc ghdl testbench

haskell asic fpga vhdl verilog systemverilog hardware-description-language

cpu fpga vhdl riscv verilog soc spinalhdl softcore

python test vhdl verification verilog uvm

scala fpga vhdl rtl verilog

unit-testing asic fpga vhdl verification testbench verilog-hdl systemverilog-hdl universal-verification-methodology

python infrastructure asic fpga simulation vhdl verification xilinx synthesis regression-testing altera hardware-designs lattice hardware-libraries poc-library vlsi testbenches hardware-modules osvvm uvvm vunit

processor vhdl openpower ppc64le

vhdl

debugger qt simulator cpu vhdl riscv systemc soc

awesome vhdl verilog awesome-list hdl hardware-description-language

c simulator cpu fpga processor vhdl forth target-board softcore

fpga simulation vhdl eda verilog xilinx synthesis vivado altera systemverilog icestorm lattice icarus-verilog modelsim ghdl yosys verilator riviera-pro fossi spyglass

processor vhdl risc-v

visualization gui library vhdl reverse-engineering image-processing verilog chip image-recognition vlsi

games fpga hardware vhdl

coverage alerts simulation memory vhdl verification scoreboard methodology verification-methodologies testbench constrained-random memory-model osvvm-blog osvvm coverage-bins transaction-interfaces

linux iot fpga zynq tensorflow assembly vhdl embedded-systems internet-of-things hardware-architectures verilog xilinx vivado tensor hardware-designs hardware-acceleration fpga-accelerator hardware-description-language ip-core tpu

open-source microcontroller fpga processor vhdl gcc customizable msp430 soc soft-core system-on-chip msp430-gcc

parser language-server vhdl rust-programming-language vhdl-parser vhdl-language-server

vhdl yosys

portable vhdl oscilloscope

python vim language-server vhdl issue-tracker standalone verilog xilinx syntax-checker systemverilog trademarks hdl modelsim questasim ghdl xilinx-vivado lsp-server coc-nvim vim-ale vivado-simulator mentor-msim hdl-checker emacs-lsp

linux camera hardware firmware vhdl boot qemu u-boot openhardware apertus gateware axiom-beta axiom-cameras

vhdl verilog symbol hdl

cpu fpga vhdl riscv risc-v apache2-license

fpga vhdl retrocomputing pdp-11

python c security cryptography encryption fpga vhdl decryption nsa block-ciphers cipher-s

python coverage awesome hardware vhdl verification verilog awesome-list formal-verification constrained-random-verification

cpu fpga vhdl forth verilog hdl j1-cpu spinalhdl