Skip to content

/ nmigen

Pinned issues

Integrate the CXXSim simulator
#324 opened Feb 16, 2020 by whitequark
Open 1
Implement missing CXXRTL features
#531 opened Nov 6, 2020 by whitequark
Open
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

76 Open 386 Closed
76 Open 386 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels.
Milestones
Filter by milestone
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀
Using ClockSignal in platform.add_clock_constraint improvement
#542 opened Nov 11, 2020 by rroohhh
2
[RFC] Clarify the meaning of Past and friends when there is no lexically enclosing scope rfc
#539 opened Nov 8, 2020 by cestrauss
3
Add gearbox latency to platform feature
#538 opened Nov 8, 2020 by bobtwinkles
Local clock domain can collide with global domain, causing assert failure bug
#536 opened Nov 7, 2020 by korken89
Don't represent simulation time as floating point improvement simulator:cxxsim simulator:pysim
#535 opened Nov 7, 2020 by whitequark
Implement missing CXXRTL features feature simulator:cxxsim upstream
#531 opened Nov 6, 2020 by whitequark 0 of 7 0.3
Behavior of Past/Rose/Fell/... is poorly suited for multiclock or asynchronous designs question
#526 opened Nov 4, 2020 by RobertBaruch
75
[RFC] Add InstanceResource to use Instance I/O as Platform I/O rfc
#525 opened Nov 3, 2020 by Ravenslofty
2
Provide public api to add build commands question
#515 opened Oct 26, 2020 by anuejn
5
[RFC] Allow DiffPairs and Pins to be inverted individually rfc
#510 opened Oct 20, 2020 by anuejn
15
Formal Platform Integration feature meta:needs-rfc
#505 opened Oct 16, 2020 by cr1901
12
Document how to use connectors from platform definitions bug
#501 opened Sep 24, 2020 by jfng
2
Support for generated clock constraints feature
#498 opened Sep 14, 2020 by jfng
2
Inconsistent behavior with "verbose" override vs others improvement meta:help-wanted
#497 opened Sep 13, 2020 by tdaede
Out-of-box CXXSim fails on MacOS bug simulator:cxxsim
#495 opened Sep 1, 2020 by BracketMaster
Test runners for formal verification feature
#487 opened Aug 24, 2020 by whitequark
Add a minimal value-addressable multiplexer primitive valid on LHS and RHS feature meta:needs-rfc
#480 opened Aug 17, 2020 by whitequark
Support division of negative numbers? feature upstream
#478 opened Aug 17, 2020 by pepijndevos
4
[RFC] Shape Conversion Operators Round 2 rfc
#464 opened Aug 3, 2020 by awygle
20
Pin direction and XDR can be set even if there is not matching subsignal improvement
#462 opened Aug 3, 2020 by jeanthom
1
Decouple pin direction overrides, XDRs, etc from request() feature meta:needs-rfc
#458 opened Jul 31, 2020 by whitequark
`Switch` attribute for unique and/or full `Case`s feature meta:needs-rfc
#451 opened Jul 26, 2020 by awygle
7
add API to get simulation time for debugging feature meta:needs-rfc simulator:cxxsim simulator:pysim
#443 opened Jul 22, 2020 by programmerjake
6
Simulator with non-passive sync process and no clock added runs indefinitely without emitting a warning improvement simulator:pysim
#442 opened Jul 21, 2020 by The6P4C
2
fsm_state changes mid cycle bug simulator:cxxsim
#439 opened Jul 19, 2020 by BracketMaster 0.3
30
ProTip! Add no:assignee to see everything that’s not assigned.
You can’t perform that action at this time.