fpga
Here are 2,132 public repositories matching this topic...
-
Updated
Feb 3, 2021 - Python
As seen in openwall/john#4530 (comment):
Benchmarking: sspr-opencl, NetIQ SSPR / Adobe AEM [MD5/SHA1/SHA2 OpenCL]... Warning: binary() returned misaligned pointer
DONE
This is because opencl_sspr_fmt_plug.c wrongly has:
#define BINARY_ALIGN MEM_ALIGN_WORDwhereas the code only guarantees alignment appropriate for
-
Updated
Jan 11, 2021 - C
If this is not the case a page fault should be generated. Right now we generate an instruction access fault.
-
Updated
Feb 4, 2021 - Haskell
-
Updated
Jan 7, 2021 - C
-
Updated
Feb 4, 2021 - Verilog
-
Updated
Feb 2, 2021 - JavaScript
-
Updated
Nov 27, 2020 - Verilog
-
Updated
Jan 30, 2021 - Python
Translate README.md
If you speak another language, I would appreciate your help in translating the README.md.
For tables, checklists, or other data that might change, please indicate that that information is in the main README. Otherwise every change to the main README will need to be replicated to the other READMEs.
^ I've tried to do this a bit in the French README. The only thing you need to replicate when
-
Updated
Apr 11, 2019
Once #1475 is complete, populate part data for all parts that fabric documentation exists for. #1475 should be done first to avoid duplicating all of the fabric data repeatedly.
Add Javadoc to document the examples in TornadoVM.
This affects the packages under the examples module:
The documentation is at the class-level and it will contain a description of how the TornadoVM API is used for each example. Additionally, it contains how to run the example
Tuo Xie requested the ability to visualize clocking (pins & wires I believe). We should make it easier to visualize subsets of the device routing resource and types of routing nets.
Proposed Behaviour
Add filtering to the rr_nodes displayed (ToggleRR), and to the nets displayed (ToggleNets). I think we should have an option to filter what is shown by node type, node name (segment or pin t
Pytorch Improvement
As discussed in #255, this PR aims to improve Pytorch/Brevitas support for hls4ml. Many thanks to Pedro for initializing some works on this.
The Pytorch converter is now modeled after the Keras converter (i.e function to process a layer is accessed using a decorator).
However, since Pytorch's default data format is channel_first, synthesizing Pytorch CNN models with streaming is not pos
-
Updated
Feb 4, 2021 - C++
Here is the problem:
$ make compile
Traceback (most recent call last):
File "C:\My_Designs\probe_fpga_design_1\run.py", line 336, in
main()
File "C:\My_Designs\probe_fpga_design_1\run.py", line 181, in main
vu.add_osvvm()
File "c:\my_designs\probe_fpga_design_1\deps\vunit\vunit\ui_init_.py", line 1030, in add_osvvm
self.builtins.add("osvvm")
File "c:\my
Improve this page
Add a description, image, and links to the fpga topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the fpga topic, visit your repo's landing page and select "manage topics."
paddle-mobile将开发一个新的版本,为了:
因此,paddle-mobile将会进行一次完全的重构,从框架设计到代码开发。在新版本开发完成后,将会删除原有mobile-deep-learning的代码。新版本开发期间,代码将放置在paddle-mobile repo的一个子目录下。对于子目录的命名,目前有3个候选,希望大家投票:
有更好的建议,请回复issue。相关issue:#121
另外,待新版本代码开发完成,移除老版本mobile-deep-learning代码后,新版本代码将移出子目录,直接放置在paddle-mobile repo下面。