-
Updated
Nov 29, 2020 - VHDL
#
hardware-designs
Here are 229 public repositories matching this topic...
IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Technische Universität Dresden, Germany
python
infrastructure
asic
fpga
simulation
vhdl
verification
xilinx
synthesis
regression-testing
altera
hardware-designs
lattice
hardware-libraries
poc-library
vlsi
testbenches
hardware-modules
osvvm
uvvm
vunit
Raspberry Pi Based Energy Monitor. Hardware, Firmware & related software for the PI.
-
Updated
May 17, 2021 - C++
Implementation of a Tensor Processing Unit for embedded systems and the IoT.
linux
iot
fpga
zynq
tensorflow
assembly
vhdl
embedded-systems
internet-of-things
hardware-architectures
verilog
xilinx
vivado
tensor
hardware-designs
hardware-acceleration
fpga-accelerator
hardware-description-language
ip-core
tpu
-
Updated
Jan 5, 2019 - VHDL
Game Boy -related custom hardware by gekkio
-
Updated
Feb 6, 2021
Code, final versions, and information on the Sparkfun Graphical Datasheets
-
Updated
Jul 24, 2021 - Python
The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, model checking, and semantics analysis. The RISC-V processor model can be output as Verilog and simulated/synthesized using standard Verilog tools.
-
Updated
Apr 24, 2020 - Haskell
This tool translates synthesizable SystemC code to synthesizable SystemVerilog.
-
Updated
Jul 8, 2021 - C++
FOC_ESC hardware design repository
-
Updated
Oct 2, 2019 - HTML
A shortage of intubation devices is a critical concern for the COVID-19 pandemic. The purpose of this open source hardware project is to develop designs whereby makers can assist with the fabrication of intubation devices that could be used by medical personne.
-
Updated
Mar 21, 2020
Hardware design files for open authenticator
-
Updated
Jun 23, 2021
A Framework for Design and Verification of Image Processing Applications using UVM
-
Updated
Nov 27, 2017 - SystemVerilog
The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a Chip (SoC or SoFPGA).
fpga
hardware
simulation
vhdl
assembler
wiki-page
hardware-architectures
verilog
synthesis
hardware-designs
routines
hardware-libraries
picoblaze-library
poc-library
picoblaze-devices
hdl
soc
git-submod
-
Updated
Dec 24, 2020 - VHDL
Kami based processor implementations and specifications
-
Updated
Jun 8, 2020 - Coq
thunder-hammer
commented
Feb 26, 2020
This is a list of different shortcuts that would be super useful to include in the API. There is currently a long way to do all of these things. It would be useful to add the following shortcuts into the API to make the tools easier to use and work with.
- set the top instance
Long way:
top = Instance()
top.reference = top_definition
netlist.top_instance = top
could be simplif
This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.
calculator
vhdl
matrix-multiplication
verilog
xilinx
hardware-designs
xilinx-fpga
low-level-programming
xilinx-ise
xilinx-vivado
ic-design
-
Updated
Aug 12, 2017 - Verilog
Combining the ATSAMD21 and DWM1000 together, for projects requiring ranging
-
Updated
Feb 26, 2020 - C++
Solution to COA LAB Assgn, IIT Kharagpur
-
Updated
Jan 10, 2019 - Verilog
Ruby interface to IEEE 1364-2005 Verilog VPI
-
Updated
Jun 30, 2011 - Ruby
A scientific publication, describing a way to improve microscopy. This repository hosts everything you need to reproduce our results. Read the publication here: https://amsikking.github.io/remote_refocus/
-
Updated
Oct 17, 2018 - Python
A scientific publication, describing a way to improve microscopy. This repository hosts everything you need to reproduce our results. Read the publication here: https://andrewgyork.github.io/remote_refocus/
-
Updated
Oct 17, 2018 - Python
STONNE: A Simulation Tool for Neural Networks Engines
-
Updated
Jul 19, 2021 - C++
Implementing Different Adder Structures in Verilog
-
Updated
Sep 3, 2019 - Verilog
Extremely basic CortexM0 SoC based on ARM DesignStart Eval
-
Updated
Oct 8, 2018 - Verilog
A list of VHDL codes implementing cryptographic algorithms
cryptography
aes
vhdl
ascon
hardware-designs
gimli
cryptographic-primitive
cryptographic-algorithms
skinny
block-ciphers
-
Updated
Sep 4, 2020 - VHDL
Improve this page
Add a description, image, and links to the hardware-designs topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the hardware-designs topic, visit your repo's landing page and select "manage topics."
Bug from LC:
"one last one I found: the vertical led font doesn't have any character spacing, while the horizontal font does"
We can't really fix this because the SD card has been written out already, Can offer this later as a fix, very low priority.