Reducing the barrier to custom silicon at Zero ASIC. Formerly @ DARPA, Adapteva, Analog Devices, Texas Instruments.
-
Zero ASIC Corporation
- Cambridge, MA, USA
- www.zeroasic.com
- @zeroasic
Highlights
- Pro
- 1 discussion answered
Block or Report
Block or report aolofsson
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePopular repositories
3,102 contributions in the last year
Less
More
Contribution activity
April 2022
Created 75 commits in 3 repositories
Created 1 repository
-
aolofsson/awesome-hardware-tools
Built by
Opened 3 pull requests in 1 repository
siliconcompiler/siliconcompiler
1
open
2
merged
Reviewed 24 pull requests in 2 repositories
siliconcompiler/siliconcompiler
23 pull requests
- Update openroad version
- Skip performance tests in CI for now
- Update history in read_manifest()
- Implement checklists
- Fix check_manifest() performance bottleneck and add performance tests to CI
- Remove requirement for totaltime metric
- Fix failing daily tests
- Insert valid steplist check
- Some minor cleanup
- Fix bug in flowstatus reset
- Fix Surelog install script
- Clear record schema in _runtask()
- Fix summary/report generation issues
- Move EDA report setup to tool setup() functions
- 'vercheck' -> 'novercheck'
- Prevent defvalue lists from getting overwritten
- Refactor logic at end of run()
- Fix flowstatus bug
- Replace direct cfg merge w/ partial read_manifest
- Make '==' default version spec operation
- Heartbeat padring example
- Proposal to refactor task management
- Fix Boost build in RHEL7 OpenROAD setup script
aolofsson/awesome-hardware-tools
1 pull request
Opened 2 issues in 1 repository
siliconcompiler/siliconcompiler
2
open
40
contributions
in private repositories
Apr 4 – Apr 22