Skip to content
#

trustzone

Here are 36 public repositories matching this topic...

Lio101
Lio101 commented Mar 4, 2022

Hi, I am getting error when running ./run-teaclave-services.sh.

Platform: Azure CC VM
OS: Ubuntu 18.04
Docker Image used: teaclave-build-ubuntu-1804-sgx-dcap-1.11:0.1.5

Error:
**~/incubator-teaclave/docker$ ./run-teaclave-services.sh
/dev/isgx device detected.
/var/run/aesmd/aesm.socket socket detected.
Error: No such volume: aesmd-socket
COMMAND: docker-compose -f docker-compose

help wanted good first issue
ShaleXIONG
ShaleXIONG commented Apr 1, 2022

Requested feature
We want more examples, particularly, in the following areas, (but not restricted):

  • I/O related examples. This can give us more insight into whether our implementation of WASI makes sense and works as expected.
  • Pipeline examples. This will be similar to the Linux pipeline command1 | command2 | command3. In the Veracruz content, the first program, prog_1, writes th
enhancement good first issue

MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn't define TrustZone-like primitives to provide hardware separation. To shield critical functionality from untrusted third-party components, MultiZone provides hardware-enforced, software-defined separation of multiple equally secure worlds. Unlike antiquated hypervisor-like solutions, MultiZone is self-contained, presents an extremely small attack surface, and it is policy driven, meaning that no coding is required – and in fact even allowed. MultiZone works with any 32-bit or 64-bit RISC-V processors with standard Physical Memory Protection unit (PMP) and “U” mode.

  • Updated Feb 24, 2022
  • C

mTower is Trusted Execution Environment specially designed to be used on MicroController Units (MCUs) supporting ARM TrustZone technology (e.g., Cortex-M23/33/35p). mTower operates well under restrictions typical for such environment – small RAM and ROM sizes, relatively low performance, absence of rich OSes providing variety of services available on PCs or in enterprise environments. mTower is intended for usage in IoT, embedded devices, Smart Home applications, distributed heterogeneous networks and other environments where secure processing of sensitive data is necessary.

  • Updated Feb 5, 2022
  • C

MultiZone® Trusted Firmware is the quick and safe way to build secure IoT applications with any RISC-V processor. It provides secure access to commercial and private IoT clouds, real-time monitoring, secure boot, and remote firmware updates. The built-in Trusted Execution Environment provides hardware-enforced separation to shield the execution of trusted applications from untrusted 3rd party libraries.

  • Updated Feb 1, 2022
  • C

MultiZone® Security TEE for Arm® Cortex®-M is the quick and safe way to add security and separation to any Cortex-M based device. MultiZone® software can retrofit existing designs. If you don’t have TrustZone®, or if you require finer granularity than one secure world, you can take advantage of high security separation without the need for hardware and software redesign, eliminating the complexity associated with managing a hybrid hardware/software security scheme.

  • Updated Jan 25, 2022
  • C

MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn't define TrustZone-like primitives to provide hardware separation. To shield critical functionality from untrusted third-party components, MultiZone provides hardware-enforced, software-defined separation of multiple equally secure worlds. Unlike antiquated hypervisor-like solutions, MultiZone is self-contained, presents an extremely small attack surface, and it is policy driven, meaning that no coding is required – and in fact even allowed. MultiZone works with any 32-bit or 64-bit RISC-V processors with standard Physical Memory Protection unit (PMP) and “U” mode.

  • Updated Feb 6, 2022
  • C

MultiZone® Security TEE for Andes N22/AE250 is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn't define TrustZone-like primitives to provide hardware separation. To shield critical functionality from untrusted third-party components, MultiZone provides hardware-enforced, software-defined separation of multiple equally secure worlds. Unlike antiquated hypervisor-like solutions, MultiZone is self-contained, presents an extremely small attack surface, and it is policy driven, meaning that no coding is required – and in fact even allowed. MultiZone works with any 32-bit or 64-bit RISC-V processors with standard Physical Memory Protection unit (PMP) and “U” mode.

  • Updated Jan 25, 2022
  • C

Improve this page

Add a description, image, and links to the trustzone topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the trustzone topic, visit your repo's landing page and select "manage topics."

Learn more