Issues: Xilinx/finn
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
TRAINED QNN MODEL WITH BREVITAS CAN NOT BE EXPORTED AS ONNX MODEL WITH FINN MANAGER
bug
Something isn't working
#608
opened Jun 13, 2022 by
aydinkaraa
Hardware generation works in main branch with Vivado and Vivado HLS 2020.1 but not in freature/vitis_hls or feature/vitis_hls_2021.2
bug
Something isn't working
#598
opened May 11, 2022 by
haoxi1999
FileNotFoundError: [Errno 2] No such file or directory: '/tmp/finn_dev_nick/vivado_stitch_proj_kbkt75vx/all_verilog_srcs.txt'
bug
Something isn't working
#582
opened Mar 31, 2022 by
guptamrinal
apply Floorplan error for 'model.find_consumer' when the consumer is AddStreams_Batch
#327
opened May 11, 2021 by
simplelins
build_dataflow doesn't go past hls_ipgen step, it does work when specifying the folding myself
#313
opened Apr 27, 2021 by
FrankHogervorst
SetFolding sets erroneous PE and SIMD attributes for In- and Outwidth parameters for StreamingDWC
#297
opened Mar 15, 2021 by
neilkimn
Enable log to stdout/stderr for dataflow builder, to enable PDB debugging
#289
opened Feb 24, 2021 by
quetric
Batch not supported while using cppsim simulations
enhancement
New feature or request
#281
opened Feb 12, 2021 by
Rbourgerie
Caching support for long-running transformations
enhancement
New feature or request
#174
opened Jun 26, 2020 by
maltanar
Previous Next
ProTip!
Updated in the last three days: updated:>2022-07-14.