Skip to content
#

systemverilog

Here are 529 public repositories matching this topic...

sameer
sameer commented May 16, 2020

If you speak another language, I would appreciate your help in translating the README.md.

For tables, checklists, or other data that might change, please indicate that that information is in the main README. Otherwise every change to the main README will need to be replicated to the other READMEs.

^ I've tried to do this a bit in the French README. The only thing you need to replicate when

help wanted good first issue
ghost
ghost commented Jun 8, 2021

Test case

typedef dv_base_env_cov #(.CFG_T(tl_agent_env_cfg)) tl_agent_env_cov;

Actual output

typedef dv_base_env_cov#(.CFG_T(tl_agent_env_cfg)) tl_agent_env_cov;

Expected or suggested output (original formatting)

typedef dv_base_env_cov #(.CFG_T(tl_agent_env_cfg)) tl_agent_env_cov;

Verible version:

good first issue formatter opentitan
hzeller
hzeller commented May 15, 2020

When running the regression, the resulting logs seem to end up in third_party/tests/$TEST/.... This of course is not unnoticed by git, so a git status shows a ton of non-added new files added.

To reproduce:

make
make regression
git status   # observe all the files

Build or test artifacts should never clutter the rest of the code-base (we should regard them as read-only in

good first issue code-clean
ZElkacimi
ZElkacimi commented May 13, 2022

With VCS (which is picky regarding LRM SystemVerilog), I get the following compilation error
“ Following verilog source has syntax error :
Select on function call uvma_rvfi_instr_mon.sv
token is ']'
mon_trn.csrs["dcsr"].get_csr_retirement_data()[3]);

file with the syntaxe error is at: https://github.com/openhwgroup/core-v-verif/blob/master/lib/uvm_agents/uvma_rvfi/uvma_rvfi_instr_mon.sv.

bug good first issue cva6
sv-tests
mithro
mithro commented Feb 16, 2021

Here are some "nice to have" feature requests for the cool new "Compared test results" output that has been recently added.

  • Colors! It would be nice to highlight;
    • Improvements in green
    • Regressions in red.
    • Non-changes de-emphasized in light grey.
  • Link to the published version of the before and after results so people can understand exactly
enhancement good first issue

Improve this page

Add a description, image, and links to the systemverilog topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the systemverilog topic, visit your repo's landing page and select "manage topics."

Learn more