Skip to content
Avatar
🗺️
🗺️
Block or Report

Block or report Hola39e

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned

  1. MIPS Single Cycle/Multi Cyle/5-Stage Pipeline Verilog Implementation

    Verilog

  2. using uvm register model

  3. Verilog

525 contributions in the last year

Aug Sep Oct Nov Dec Jan Feb Mar Apr May Jun Jul Mon Wed Fri

Contribution activity

July 2022

Created 2 repositories
7 contributions in private repositories Jul 3 – Jul 21

Seeing something unexpected? Take a look at the GitHub profile guide.