- Austria
Highlights
- Pro
Block or Report
Block or report Xiretza
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePopular repositories
-
-
-
initrd Public
Forked from scaleway/initrd
🔧 Initrd builder with qemu nbd metadata for Scaleway boot (armhf + x86_64)Shell
-
-
-
site-ffibk Public
Forked from ffibk/site-ffibk
New repository for the Freifunk Innsbruck site config(s)
Makefile
276 contributions in the last year
Activity overview
Contribution activity
June 2022
Created 2 commits in 2 repositories
Created 3 repositories
- Xiretza/sodiumoxide Rust
- Xiretza/fasm Python
- Xiretza/antlr4 Java
Created a pull request in rust-fuzz/arbitrary that received 4 comments
fix(Unstructured)!: don't produce meaningless data if exhausted
If the Unstructured is completely exhausted, returning a buffer completely filled with zeroes instead of indicating failure does not
make sense. It…
Opened 5 other pull requests in 5 repositories
etesync/server
1
merged
sodiumoxide/sodiumoxide
1
open
chipsalliance/fasm
1
open
antlr/antlr4
1
open
gatecat/nextpnr-xilinx
1
merged
Reviewed 2 pull requests in 2 repositories
sodiumoxide/sodiumoxide
1 pull request
etesync/server
1 pull request
Created an issue in ghdl/ghdl that received 3 comments
synth: crash on async memory write port
Description When a memory with an async write port is attempted to be inferred, ghdl crashes instead of producing an error message. Expected behaviour
Opened 7 other issues in 3 repositories
ghdl/ghdl
3
closed
2
open
- "signal "foo" is never assigned and has no default value" should have its own warning category
- synth: functions applied in port maps are ignored
- synth: memory inference fails if write-enable is gated by "case"
- synth: crash in memory inference for arrays of memories
- testsuite/gna/issue2070/crash17.vhdl fails for LLVM and mcode backends

