Software engineer with a focus on compilers. Currently hacking on WebAssembly-related technologies at Fastly.
-
Fastly
- Sunnyvale, CA, USA
- https://cfallin.org/
Highlights
Block or Report
Block or report cfallin
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePinned
-
boolean_expression Public
A Rust library for manipulating and evaluating Boolean expressions and BDDs
-
autopiper Public
Forked from google/autopiper
Compiler for a high-level hardware description language with automatic pipeline synthesis
-
wasmtime Public
Forked from bytecodealliance/wasmtime
Standalone JIT-style runtime for WebAssembly, using Cranelift
-
-
2,273 contributions in the last year
Less
More
Contribution activity
September 2022
Created 23 commits in 5 repositories
Created a pull request in bytecodealliance/wasmtime that received 24 comments
ISLE: merge trie edges across priority levels if possible.
Previously, the ISLE trie-building process (which constructs the tree of match operations lowered into the generated Rust code) generated code for …
+132
−74
•
24
comments
Opened 15 other pull requests in 3 repositories
bytecodealliance/wasmtime
9
merged
- Upgrade to regalloc2 0.4.1.
- Add the aegraph (acyclic e-graph) implementation crate.
- ISLE: add support for multi-extractors and multi-constructors.
- Cranelift: use regalloc2 constraints on caller side of ABI code.
- Cherry-pick #4882 to 1.0.0 release branch: clean error on too-large input.
- Cranelift: add a vreg limit check to correctly return an error on too-large inputs.
- ABI: implement register arguments with constraints.
-
s390x: update some regalloc metadata to remove use of
reg_mod. - x64: fix CvtFloatToUintSeq: do not clobber src.
bytecodealliance/regalloc2
5
merged
bytecodealliance/meetings
1
merged
Reviewed 45 pull requests in 4 repositories
bytecodealliance/wasmtime
25 pull requests
- Port branches to ISLE (AArch64)
- Port flag-based ops to ISLE (AArch64)
-
Avoid quadratic behavior in
can_optimize_var_lookup - ISLE: Resolve overlap in prelude.isle and x64/inst.isle
- Add an overlap checker to ISLE
-
Improve
fcvt_to_{u,s}int_satlowering (AArch64) -
Revert "Memoize
can_optimize_var_lookup(#4924)" - Vector bitcast support (AArch64 & Interpreter)
- Cranelift: use regalloc2 constraints on caller side of ABI code.
- ISLE: merge trie edges across priority levels if possible.
- Add the aegraph (acyclic e-graph) implementation crate.
- ISLE: add support for multi-extractors and multi-constructors.
- add riscv64 backend for cranelift.
-
Port
icmpto ISLE (AArch64) - Remove a debug utility in the publish script
-
s390x: update some regalloc metadata to remove use of
reg_mod. - Don't merge loads for xmm registers
- ABI: implement register arguments with constraints.
- [1.0.0] Fix a release notes typo and fill out links
- Update release notes for 1.0
- Initial forward-edge CFI implementation
- Bump crates to 1.0.0 and add the release notes for 1.0.0
- Remove bitwise operations on floats
-
x64: remove
Inst::XmmLoadConst - cranelift: Implement missing i128 rotates on AArch64
- Some pull request reviews not shown.
bytecodealliance/regalloc2
6 pull requests
bytecodealliance/meetings
4 pull requests
bytecodealliance/bytecodealliance.org
1 pull request
36
contributions
in private repositories
Sep 1 – Sep 22



