Skip to content
Avatar
🌴
Working on it
🌴
Working on it

Organizations

@openrisc
Block or Report

Block or report stffrdhrn

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. Verilog SDRAM memory controller

    Verilog 215 82

  2. uart Public

    Verilog uart receiver and transmitter modules for De0 Nano

    Verilog 15 10

  3. gcc Public

    Forked from gcc-mirror/gcc

    GCC port rewrite for OpenRISC

    13 5

  4. Demo of simulating kicad schematics in spice

    Eagle 10 6

  5. TLS access example code snippets

    Makefile 10 5

  6. intelhex Public

    Intel HEX file generator

    Ruby 9 5

174 contributions in the last year

Oct Nov Dec Jan Feb Mar Apr May Jun Jul Aug Sep Oct Mon Wed Fri

Contribution activity

October 2022

stffrdhrn has no activity yet for this period.

Seeing something unexpected? Take a look at the GitHub profile guide.