Formally Digtial IC Verification Engineer, Informally Tool(EDA) developer based on Rust
Focusing
Graduate student major in VLSI Engineering. Interest in RELIABLE hardware and software.
- Shanghai, China
- xuzhenyu.info
Highlights
- Pro
Block or Report
Block or report erihsu
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePinned
-
INT_FP_MAC Public
INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.
162 contributions in the last year
Less
More
Activity overview
Contribution activity
April 2022
Created 18 commits in 3 repositories
Created 2 repositories
Created a pull request in dalance/sv-parser that received 2 comments
Fix issues #49 and #50
Hi, dalance Thanks for your great work on sv-parser, nice project. The pull request is trying to two issues opened by me. Changes are quite minor a…
+66
−1
•
2
comments
Created an issue in kvark/sublime-wgsl that received 2 comments
The syntax file dont work
I don't know if this syntax work well for some cases. But in my case it cannot work for my *.wgsl file
2
comments