Skip to content
Avatar
Block or Report

Block or report Starrynightzyq

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛

    VHDL 57 15

  2. 2018第二届全国大学生FPGA创新设计邀请赛的作品

    VHDL 32 11

  3. Implement of vehicle flow statistics based on tensorflow and yolo3. New version with GUI: https://github.com/LeiWang1999/VehicleFlowDetection

    Python 22 8

  4. soNN Public

    A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.

    Verilog 14 3

  5. A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop

    Verilog 7 2

  6. Delta-Sigma modulator (DSM) for fractional phase locked loop.

    Verilog 7 1

36 contributions in the last year

Nov Dec Jan Feb Mar Apr May Jun Jul Aug Sep Oct Mon Wed Fri

Contribution activity

November 1, 2022

Starrynightzyq has no activity yet for this period.

Seeing something unexpected? Take a look at the GitHub profile guide.