CHIPS Alliance

Popular repositories

1. chisel3

   Chisel 3: A Modern Hardware Design Language

   Scala 2.1k 360

2. rocket-chip

   Rocket Chip Generator

   Scala 1.9k 758

3. verible

   Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, and formatter.

   C++ 497 95

4. Cores-SweRV

   SweRV EH1 core

   SystemVerilog 459 112

5. firrtl

   Flexible Intermediate Representation for RTL

   Scala 441 137

6. Surelog

   SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX

   C++ 155 25